Bit-Serial Architecture Optimizations. Latency and Throughput Optimization, based on Synchronizers and Routers for a Bit–Serial Fully Pipelined Architecture

Код 1321560

• ISBN: 978-3-6393-2817-2
• 72 страницы
• июль 2011
• Книга по требованию
• 129 г