CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN. A low-power high-bandwidth I/O solution for future high performance VLSI chips