Design Framework and Methodology for Synthesis of Networks-On-Chip. Synthesis of Networks-On-Chip on FPGA Platforms and 3D Integrated Chips